A High Granularity Timing Detector for the ATLAS detector Phase-II upgrade

نویسندگان

چکیده

To boost the performance of Large Hadron Collider (LHC) and increase potential discoveries after 2027, High-Luminosity LHC (HL-LHC) project has been announced, with aim increasing luminosity by a factor 10 above design value LHC. This will lead to an pile-up interactions negatively impact reconstruction objects in ATLAS detector, as well its triggering performance. In particular, at forward region, where inner detector lower momentum resolution electromagnetic calorimeter coarser granularity. Therefore, high granularity timing (HGTD) proposed mitigate effect; complementing tracker (ITk) providing measurement, it be located front LAr end-cap calorimeter. The HGTD cover pseudo-rapidity region between 2.4 4.0, two layers double-sided silicon sensors that provide time 30 ps per track. Each readout cell cross Section 1.3 mm $\times1.3$ mm, ensuring granular 3.7 million channels. achieve required signal-to-noise ratio sufficient gain, Low Gain Avalanche Detector (LGAD) technology was chosen. general specifications requirements LGAD outlined, technical status project. ongoing research development effort study sensors, ASIC, other components, supported laboratory test beam results, also presented, addition some physics results.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Phase Frequency Detector Using Transmission Gates for High Speed Applications

In this paper a new phase-frequency detector is proposed using transmission gates which can detect phase difference less than 500ps. In other word, the proposed Phase-frequency Detector (PFD) can work in frequencies higher than 1.7 GHz, whereas a conventional PFD operates at frequencies less than 1.1 GHz. This new architecture is designed in TSMC 0.13um CMOS Technology. Also, the proposed PFD a...

متن کامل

An Optical Demo-Link for ATLAS Inner Detector Readout Upgrade

The GOL ASIC is a serializer chip developed by CERN based on a 0.25 μm CMOS technology [1]. The GOL operates with two data rates: 800 Mbps and 1.6 Gbps. This ASIC has been evaluated with radiation tolerance requirement for the ATLAS Inner Detector upgrade for the SLHC 1 . A demo-link has been designed and constructed to read out silicon detectors in the test staves through fiber optics. Through...

متن کامل

The LHCb upgrade detector

The LHCb experiment has been designed to perform precision measurements of CP asymmetries and to investigate potential effects of physics beyond the Standard Model. Results obtained from data collected in 2010 and 2011 show that the detector is robust and functioning well. While LHCb will be able to measure a host of interesting channels in heavy flavour decays in the coming years, a limit of a...

متن کامل

CMD-2 Detector Upgrade

The project of upgrading the detector CMD-2 is presented. The upgraded detector is called CMD-2M and is going to take data with the new collider VEPP-2000 at BINP. The general structure of the detector CMD-2 will remain as is but major parameters of the detector, such as momentum and angular resolution for charged particle and energy and spatial resolution for photons, will be substantially imp...

متن کامل

The ATLAS Inner Detector

A DESCRIPTION OF THE ATLAS detector is given in the previous article by George Trilling. Twenty-eight U.S. universities and three national laboratories comprise about 20 percent of the ATLAS (A Toroidal LHC ApparatuS) collaboration, the largest single national group. U.S. physicists are involved in essentially all aspects of the ATLAS experiment, but I will only describe here one area of activi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Nuclear Science

سال: 2022

ISSN: ['0018-9499', '1558-1578']

DOI: https://doi.org/10.1109/tns.2022.3146347